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 
I. INTRODUCTION 
Carbon nanotubes (CNTs) due to their high electrical/thermal 
conductivity, high ampacity, high tolerance to electro-
migration [1] and small dimensions make them an ideal 
candidate for future on-chip interconnects [2]. Fabricating the 
CNTs, random chirality and some defects are introduced 
which can degrade the CNT electrical properties [3]. 
Additionally, the contact resistance between metal and CNT 
presents additional parasitics that impose restraints on the 
electron transport. Electrical models of CNT for interconnect 
application were developed several years ago [4-5]. In this 
paper, we explored on doped and defective single-wall CNTs 
(SWCNT (24,0)) including contact resistance as important 
physical parameters to assess the performance of fabricated 
SWCNTs realistically for back-end-of-line (BEOL) on-chip 
interconnects on VLSI circuit application. 
II. HIERARCHAL MODEL 
Fig. 1 shows the atomistic structure of SWCNT (24,0). In 
order to extract the defective resistance with this structure, we 
have performed tight-binding (TB) - Non-Equilibrium Green’s 
Function (NEGF) simulations implemented in the Atomistix 
ToolKit (ATK) [6-7]. The length of central region is set to 
about 42.6nm having 9600 carbon atoms. We distributed 
vacancy defects in central region randomly from 1 to 6, and 
have calculated the defective resistance by 𝑅𝑑𝑒𝑓𝑒𝑐𝑡 = 𝑅 −
𝑅𝑝𝑒𝑟𝑓𝑒𝑐𝑡 . The dependence of 𝑅𝑑𝑒𝑓𝑒𝑐𝑡 on the number of defects 
is shown in Fig. 2. For statistical analysis, 80 samples were 
used. We have found that the median value of 𝑅𝑑𝑒𝑓𝑒𝑐𝑡  varies 
from 4 to 40 kΩ with 1 to 6 defects, respectively. 
We have calculated the number of conducting channels 𝑁𝐶  of 
doped SWCNT (24,0) using Density Functional theory (DFT) 
with generalized gradient approximation (GGA). It was 
assumed that the dopant only changed the Fermi level of the 
CNT without affecting its band structure. The number of 
conducting channel is derived by G/G0, where G0 is the 
quantum conductance 2e2/h (G0 = 7.748∙10-5 S). Thanks to the 
DFT-GGA calculation, we have found that 𝑁𝐶  can vary from 
2 to 8 when the Fermi level is changed from -1.0 to 1.0 eV (0.0 
eV is set to the Fermi level of pristine CNT.).  
Based on previous works, SWCNT interconnect can be 
represented by an RC-model. By taking into the account the 
impact of doping, defects and contact resistance, we compute 
the SWCNT resistance as follows: 
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) + 𝑅𝑑𝑒𝑓𝑒𝑐𝑡 + 𝑅𝐶𝑜𝑛𝑡𝑎𝑐𝑡, where 
𝐿𝑚𝑓𝑝  and 𝐿 are the electron mean free path and the 
interconnect length, respectively [8]. Moreover, the parasitic 
capacitance can be written by 𝐶𝑆𝑊𝐶𝑁𝑇 =
𝐶𝑄𝐶𝐸
𝐶𝑄+𝐶𝐸
, where 𝐶𝑄 and 
𝐶𝐸 are quantum and electrostatic capacitances, respectively 
[4]. We use a circuit benchmark as shown in Fig. 3 to 
investigate SWCNT’s performance. Rdriver, Cdriver and Cload are 
assumed to be 24 kΩ, 450aF and 10fF, respectively, which are 
values extracted from the logic gates implemented in CMOS 
45nm technology node using Cadence environment with 
Verilog-A models. 
III. SIMULATION RESULTS 
Fig. 4 shows the delay ratio of the doped and defective 
SWCNT(24,0) to the perfect SWCNT. SWCNT interconnect 
length sets to be 1µm. As shown in the figure, the propagation 
delay (𝑡𝑑) decreases as 𝑁𝐶  increases by dopants. This is 
because the interconnect resistance decreases due to larger 𝑁𝐶 . 
In this analysis, the change of 𝐶𝑄 due to the Fermi level shift 
had no significant effect. However, additional defective 
resistance increases the propagation delay. We observed that 
𝑡𝑑 increases by about 6% due to 6 defects, and  increasing 𝑁𝐶  
to 8 reduces it to 5%. Moreover, the delay ratio of doped 
SWCNT (𝑁𝐶 = 3) with 1 defect decreases to 1, which means 
that it has the same 𝑡𝑑 as the perfect SWCNT. Such results 
indicate that doped CNTs can mitigate the increase in 𝑡𝑑 
caused by defects. However, if there are two or more defects, 
it is not possible to return the delay ratio to 1.0 even with high 
doping concentration. Thus, it is more important to not create 
too much defects during the fabrication process. 
Fig. 5 (a) describes the dependence of the delay ratio of the 
doped SWCNT on the contact resistance when 𝐿 = 1 µm.  In 
order to keep the delay ratio less than 1, the contact resistance 
should be less than 4 kΩ (8 kΩ), and 𝑁𝐶  should be greater than 
3 (8). However, if 𝐿 = 10 µm, the delay ratio is less than 1 even 
though the contact resistance and 𝑁𝐶  are 10 kΩ and 3, 
respectively as shown in Fig. 5 (b). Given the time delay 
dependence on 𝐿, we found that doping process has a greater 
impact to enhance the conductance when the interconnect 
length is longer. Therefore, for the efficient circuit, one should 
focus on reducing the contact resistance as the interconnect 
length is shorter. 
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IV. CONCLUSION 
A hierarchical model, from atomistic to electrical compact 
model is presented and investigated. We calculate the 
defective resistance and number of conducting channels of 
doped SWCNT using TB and DFT-GGA approaches. 
Through the circuit-level electrical compact modeling and 
simulations, we investigate the impact of defects and doping 
on the SWCNT interconnect in terms of the propagation 
delay. We believe that our study provides the guidelines for 
the optimal design of CNT interconnects.  
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Figure 1.  Atomistic structure of SWCNT (24,0) interconnect. 
.  
Figure 2. Dependence of defective resistance on number of vacancy defects 
for SWCNTs (24,0). We used 80 samples for the statistical analysis.  
 
Figure 3. Schematic diagram for the circuit-level simulation.
 
Figure 4. Dependence of the delay ratio of defective SWCNT(24,0) to perfect 
SWCNT(24,0) on the number of conducting channels. 
 
Figure 5. Dependence of the delay ratio of doped SWCNT to perfect SWCNT 
on the contact resistance. Interconnect lengths are (a) 1 µm and (b) 10 µm, 
respectively. 
